FB

Felice Balarin

CS Cadence Design Systems: 5 patents #303 of 2,263Top 15%
📍 Berkeley, CA: #1,011 of 3,731 inventorsTop 30%
🗺 California: #106,790 of 386,348 inventorsTop 30%
Overall (All Time): #1,001,293 of 4,157,543Top 25%
5
Patents All Time

Issued Patents All Time

Showing 1–5 of 5 patents

Patent #TitleCo-InventorsDate
9524366 Annotations to identify objects in design generated by high level synthesis (HLS) Yosinori Watanabe, Abhinav Tallapally, Walter J. Ghijsen, Michael Meyer, Sherry Solden +2 more 2016-12-20
8352906 Method, system, and computer program product for implementing external domain independent modeling framework in a system design Yaron Kashai, Stavros Tripakis 2013-01-08
7853903 Method and mechanism for performing simulation off resolution proof Evgueni Goldberg 2010-12-14
6397371 Procedure for worst-case analysis of discrete systems 2002-05-28
5954792 Method for schedule validation of embedded systems 1999-09-21