Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
VB

Vinay Bhasin — 8 Patents

Broadcom: 5 patents #2,119 of 9,346Top 25%
CSConexant Systems: 1 patents #311 of 657Top 50%
RMRaza Microelectronics: 1 patents #19 of 36Top 55%
Overall (All Time): #600,572 of 4,157,543Top 15%
8 Patents All Time
Vinay Bhasin has been granted 8 US patents while listed as an inventor at Broadcom. The first was granted in 2000 and the most recent in March 2015. Vinay Bhasin ranks #600,572 of 4,157,543 US inventors in our database (top 14.4%). Patent records list Vinay Bhasin in Raipur, CA, IN.

Patents per Year

Patents granted per year, 2000 to 2015Bar chart with a peak of 2 patents in 2015.peak 22000: 1 patents20002001: 1 patents20012006: 1 patents20062010: 1 patents20102013: 1 patents20132014: 1 patents20142015: 2 patents2015

Issued Patents All Time

Showing 1–8 of 8 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
8989331 Method and system for advance high performance bus synchronizer Sam Liu, Zhiqing Zhuang, Chaoyang Zhao, Chenmin Zhang, Lawrence J. Madar, III +1 more 2015-03-24 $4,923,000
8990471 Modular integrated circuit with common interface Mark Fullerton, Robert Paul Morris, Lance Flake, Lawrence J. Madar, III, Sam Liu +4 more 2015-03-24 $4,923,000
8909956 Method for managing and controlling the low power modes for an integrated circuit device Zhiqing Zhuang, Jalil Fadavi-Ardekani, Lawrence J. Madar, III, Chenmin Zhang, Vafa James Rakshani 2014-12-09 $3,888,000
8386688 Modular integrated circuit with common interface Mark Fullerton, Robert Paul Morris, Lance Flake, Lawrence J. Madar, III, Sam Liu +4 more 2013-02-26 $5,291,000
7739528 Method for managing and controlling the low power modes for an integrated circuit device Zhiqing Zhuang, Jalil Fadavi-Ardekani, Lawrence J. Madar, III, Chenmin Zhang, Vafa James Rakshani 2010-06-15 $3,986,000
7002978 Scheduling techniques for data cells in a data switch Bidyut Parruck, Chetan V. Sanghvi, Makarand Dharmapurikar, Uday Joshi 2006-02-21 $10,025,000
6229812 Scheduling techniques for data cells in a data switch Bidyut Parruck, Chetan V. Sanghvi, Makarand Dharmapurikar, Uday Joshi 2001-05-08
6069893 Asynchronous transfer mode switching architectures having connection buffers Bidyut Parruck, Chetan V. Sanghvi, Makarand Dharmapurikar, Uday Joshi 2000-05-30