| 12334930 |
Low latency phase alignment for parallel data paths |
Showi-Min Shen |
2025-06-17 |
| 12248761 |
Deterministic reset mechanism for asynchronous gearbox FIFOs for predictable latency |
Warren E. Cory |
2025-03-11 |
| 11681844 |
Configurable testing of semiconductor devices |
Chee Chong Chan |
2023-06-20 |
| 11314277 |
Serial lane-to-lane skew reduction |
Gourav Modi, Azarudin Abdulla, Chee Chong Chan |
2022-04-26 |
| 10924096 |
Circuit and method for dynamic clock skew compensation |
Gourav Modi, Chee Chong Chan, Azarudin Abdulla |
2021-02-16 |
| 10623174 |
Low latency data transfer technique for mesochronous divided clocks |
Warren E. Cory, Chee Chong Chan |
2020-04-14 |
| 10161999 |
Configurable system and method for debugging a circuit |
Heera Nand, Niloy Roy, Mahesh Sankroj, Siddharth Rele, Rajesh Bansal +1 more |
2018-12-25 |
| 10033523 |
Circuit for and method of measuring latency in an integrated circuit |
Warren E. Cory |
2018-07-24 |
| 9083347 |
Built-in integrated circuit debug design |
Rajesh Bansal |
2015-07-14 |