| 11562050 |
System and method for licensing and for measuring use of an IP block |
Lionel Torres, Jérôme Rampon |
2023-01-24 |
| 11023621 |
System and method for authenticating and IP licensing of hardware modules |
Lionel Torres, Jérôme Rampon |
2021-06-01 |
| 10296689 |
Automated bottom-up and top-down partitioned design synthesis |
Smita Bakshi, Kenneth S. McElvain |
2019-05-21 |
| 9280632 |
Methods and apparatuses for circuit design and optimization |
Saurabh Adya, Kenneth S. McElvain |
2016-03-08 |
| 8661378 |
Asychronous system analysis |
Rajit Manohar, Raymond Nijssen, Marcel Van der Goot, Clinton W. Kelly, Virantha Ekanayake |
2014-02-25 |
| 8443315 |
Reset mechanism conversion |
Rajit Manohar, Clinton W. Kelly, Virantha Ekanayake |
2013-05-14 |
| 8307315 |
Methods and apparatuses for circuit design and optimization |
Saurabh Adya, Kenneth S. McElvain |
2012-11-06 |
| 8301933 |
Multi-clock asynchronous logic circuits |
Rajit Manohar, Clinton W. Kelly, Virantha Ekanayake, Raymond Nijssen, Marcel Van der Goot |
2012-10-30 |
| 8234607 |
Token enhanced asynchronous conversion of synchonous circuits |
Virantha Ekanayake, Clinton W. Kelly, Rajit Manohar, Christopher LaFrieda, Raymond Nijssen +1 more |
2012-07-31 |
| 8161435 |
Reset mechanism conversion |
Rajit Manohar, Clinton W. Kelly, Virantha Ekanayake |
2012-04-17 |
| 8104004 |
Logic performance in cyclic structures |
Denny Scharf, Rajit Manohar |
2012-01-24 |
| 8082138 |
Automated bottom-up and top-down partitioned design synthesis |
Smita Bakshi, Kenneth S. McElvain |
2011-12-20 |
| 7982502 |
Asynchronous circuit representation of synchronous circuit with asynchronous inputs |
Rajit Manohar, Marcel Van der Goot, Raymond Nijssen, Christopher LaFrieda, Clinton W. Kelly +1 more |
2011-07-19 |
| 7500205 |
Skew reduction for generated clocks |
Kenneth S. McElvain |
2009-03-03 |