{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2025", "item": "https://www.patentleaderboard.com/2025/"}, {"@type": "ListItem", "position": 3, "name": "AMD", "item": "https://www.patentleaderboard.com/2025/company/amd"}, {"@type": "ListItem", "position": 4, "name": "Anwar Kashem", "item": "https://www.patentleaderboard.com/2025/inventor/fl:an_ln:kashem-1"}]}

Home › 2025 › AMD › Anwar Kashem

AK

Anwar Kashem — 4 Patents in 2025

AMD: 6 patents #46 of 797Top 6%

Sudbury, MA: #10 of 97 inventorsTop 15%

Massachusetts: #794 of 11,797 inventorsTop 7%

Overall (2025): #35,722 of 469,880Top 8%

4 Patents 2025

Issued Patents 2025

Showing 1–4 of 4 patents

Patent #	Title	Co-Inventors	Date
12461681	Fine-grained clocking and clock distribution in low power double data rate physical layer interface	Pouya Najafi Ashtiani, Kaustuva Acharya, Mahender Gurram	2025-11-04
12437827	DRAM specific interface calibration via programmable training sequences	Craig Daniel Eaton, Pouya Najafi Ashtiani	2025-10-07
12423019	Read gate training and tracking	David Lin, Ronald L. Pettyjohn, Pouya Najafi Ashtiani, Gershom Birk	2025-09-23
12265467	Methods for enhanced memory context restore	Alicia Wen Ju Yurie Leong, Glennis Eliagh Covington	2025-04-01

Anwar Kashem — 4 Patents in 2025

Issued Patents 2025

Patent Widget