Issued Patents 2024
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 12111775 | Memory hub providing cache coherency protocol system method for multiple processor sockets comprising multiple XPUs | Duane E. Galbi, Matthew J. Adiletta, Patrick Connor | 2024-10-08 |