| 12174747 |
Last level cache access during non-Cstate self refresh |
Benjamin Tsien, Guhan Krishnan, Andrew W. Lueck, Sreenath Thangarajan |
2024-12-24 |
| 12117935 |
Technique to enable simultaneous use of on-die SRAM as cache and memory |
Vydhyanathan Kalyanasundharam, Benjamin Tsien, Alexander J. Branover |
2024-10-15 |
| 12093181 |
Allocation control for cache |
Alexander J. Branover, Benjamin Tsien, Edgar Munoz, Vydhyanathan Kalyanasundharam |
2024-09-17 |
| 12001265 |
Device and method for reducing save-restore latency using address linearization |
Benjamin Tsien, Alexander J. Branover, Christopher T. Weaver, Indrani Paul, Mihir Shaileshbhai Doctor +5 more |
2024-06-04 |
| 11899520 |
Dynamic cache bypass for power savings |
Ashish Jain, Benjamin Tsien, Vydhyanathan Kalyanasundharam, Shang Yang |
2024-02-13 |
| 11874774 |
Mechanism to efficiently rinse memory-side cache of dirty data |
Ravindra N. Bhargava, Ganesh Balakrishnan, Joe Sargunaraj, Girish Balaiah Aswathaiya, Vydhyanathan Kalyanasundharam |
2024-01-16 |
