{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2023", "item": "https://www.patentleaderboard.com/2023/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2023/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Brett E. Huff", "item": "https://www.patentleaderboard.com/2023/inventor/fl:br_ln:huff-10"}]}

Home › 2023 › Intel › Brett E. Huff

Brett E. Huff — 1 Patent in 2023

AEAeva: 1 patents #26 of 46Top 60%

Keller, TX: #22 of 70 inventorsTop 35%

Texas: #5,594 of 16,648 inventorsTop 35%

Overall (2023): #501,155 of 537,848Top 95%

1 Patents 2023

Issued Patents 2023

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date
11788929	Techniques for wafer level die testing using sacrificial structures	Pradeep Srinivasan	2023-10-17

Brett E. Huff — 1 Patent in 2023

Issued Patents 2023

Patent Widget