| 11817697 |
Method to limit the time a semiconductor device operates above a maximum operating voltage |
Adam B. Collura, Michael Romain, William V. Huott, Pawel Owczarczyk, Anthony Saporito +9 more |
2023-11-14 |
| 11782836 |
Multiprocessor system cache management with non-authority designation |
Jason D. Kohl, Winston Herring, Tu-An T. Nguyen, Gregory W. Alexander, Timothy C. Bronson |
2023-10-10 |
| 11775445 |
Translation support for a virtual cache |
Markus Helms, Ulrich Mayer, Martin Recktenwald, Johannes C. Reichart, Anthony Saporito +1 more |
2023-10-03 |
| 11762659 |
Handling an input/output store instruction |
Christoph Raisch, Marco Kraemer, Frank Lehnert, Matthias Klein, Jonathan D. Bradbury +2 more |
2023-09-19 |
| 11675513 |
Selectively shearing data when manipulating data during record processing |
Scott B. Compton, Jeffrey R. Suarez, Matthew Michael Garcia Pardini, Dominik Steenken, Sri Hari Kolusu +1 more |
2023-06-13 |
| 11646861 |
Low-latency, high-availability and high-speed SerDes interface having multiple synchronization modes |
Patrick J. Meaney, Ashutosh Mishra, Paul Allen Ganfield, Logan I. Friedman, Jentje Leenstra +3 more |
2023-05-09 |
| 11620231 |
Lateral persistence directory states |
Ram Sai Manoj Bamdhamravuri, Craig R. Walters, Timothy C. Bronson, Gregory W. Alexander, Hieu T. Huynh +4 more |
2023-04-04 |
| 11593107 |
Handling an input/output store instruction |
Christoph Raisch, Marco Kraemer, Frank Lehnert, Matthias Klein, Jonathan D. Bradbury +2 more |
2023-02-28 |
| 11586542 |
Reducing cache transfer overhead in a system |
Christian Zoellin, Chung-Lung K. Shum, Martin Recktenwald, Anthony Saporito, Aaron Tsai |
2023-02-21 |
| 11579874 |
Handling an input/output store instruction |
Christoph Raisch, Marco Kraemer, Frank Lehnert, Matthias Klein, Jonathan D. Bradbury +2 more |
2023-02-14 |
