| 11520717 |
Memory tiles in data processing engine array |
David Clarke, Peter McColgan, Zachary Blaise Dickman, Jose Marques, Juan J. Noguera Serra +2 more |
2022-12-06 |
| 11443091 |
Data processing engines with cascade connected cores |
Peter McColgan, Baris Ozgul, David Clarke, Tim Tuan, Juan J. Noguera Serra +4 more |
2022-09-13 |
| 11379389 |
Communicating between data processing engines using shared memory |
Juan J. Noguera Serra, Goran H K Bilski, Baris Ozgul |
2022-07-05 |
| 11372803 |
Data processing engine tile architecture for an integrated circuit |
Goran H K Bilski, Juan J. Noguera Serra, Baris Ozgul, David Clarke, Sneha Bhalchandra Date |
2022-06-28 |
| 11336287 |
Data processing engine array architecture with memory tiles |
Javier Cabezas Rodriguez, Juan J. Noguera Serra, David Clarke, Sneha Bhalchandra Date, Tim Tuan +2 more |
2022-05-17 |
| 11323391 |
Multi-port stream switch for stream interconnect network |
Peter McColgan, David Clarke, Goran H K Bilski, Juan J. Noguera Serra, Baris Ozgul +1 more |
2022-05-03 |