| 11520717 |
Memory tiles in data processing engine array |
David Clarke, Peter McColgan, Zachary Blaise Dickman, Jose Marques, Juan J. Noguera Serra +2 more |
2022-12-06 |
| 11443091 |
Data processing engines with cascade connected cores |
Peter McColgan, Baris Ozgul, David Clarke, Juan J. Noguera Serra, Goran Bilski +4 more |
2022-09-13 |
| 11386020 |
Programmable device having a data processing engine (DPE) array |
Matthew H. Klein, Goran H K Bilski, Juan J. Noguera Serra, Ismed D. Hartanto, Sridhar Subramanian |
2022-07-12 |
| 11336287 |
Data processing engine array architecture with memory tiles |
Javier Cabezas Rodriguez, Juan J. Noguera Serra, David Clarke, Sneha Bhalchandra Date, Peter McColgan +2 more |
2022-05-17 |
| 11323391 |
Multi-port stream switch for stream interconnect network |
Peter McColgan, David Clarke, Goran H K Bilski, Juan J. Noguera Serra, Baris Ozgul +1 more |
2022-05-03 |
| 11288222 |
Multi-die integrated circuit with data processing engine array |
Juan J. Noguera Serra, Sridhar Subramanian |
2022-03-29 |
| 11223351 |
Activity-aware clock gating for switches |
Amarnath Kasibhatla, Saurabh Mathur, Mansi Shrikant Patwardhan |
2022-01-11 |