| 11204825 |
Memory device and repair method with column-based error code tracking |
Frederick A. Ware |
2021-12-21 |
| 11081176 |
2T-1R architecture for resistive RAM |
Deepak C. Sekar, Wayne F. Ellis, Gary B. Bronner, Thomas Vogelsang |
2021-08-03 |
| 11068388 |
Verify before program resume for memory devices |
Ian Shaeffer |
2021-07-20 |
| 11069392 |
Memory component with efficient write operations |
Frederick A. Ware, John Eric Linstadt, Kenneth L. Wright, Thomas Vogelsang |
2021-07-20 |
| 10998044 |
RRAM write using a ramp control circuit |
Zhichao Lu |
2021-05-04 |
| 10943655 |
Techniques for initializing resistive memory devices by applying different polarity voltages across resistance change material |
Zhichao Lu, Gary B. Bronner |
2021-03-09 |
| 10902915 |
Resistance change memory cell circuits and methods |
— |
2021-01-26 |
| 10896137 |
Non-volatile memory for secure storage of authentication data |
Scott C. Best, Carl W. Werner |
2021-01-19 |
| 10892001 |
Protocol for refresh between a memory controller and a memory device |
Frederick A. Ware |
2021-01-12 |
| 10884860 |
Memory component with error-detect-correct code interface |
Frederick A. Ware, Lawrence Lai |
2021-01-05 |