| 11188467 |
Multi-level system memory with near memory capable of storing compressed cache lines |
Alaa R. Alameldeen, Sreenivas Subramoney, Supratik Majumder, Srinivas Santosh Kumar MADUGULA, Jayesh Gaur +2 more |
2021-11-30 |
| 11151074 |
Methods and apparatus to implement multiple inference compute engines |
Roni Rosner, Ravi K. Venkatesan, Shlomi Shua, Oz Shitrit, Henrietta Bezbroz +5 more |
2021-10-19 |
| 11042315 |
Dynamically programmable memory test traffic router |
Lakshminarayana Pappu, Christopher E. Cox, Navneet Dour, Asaf Rubinstein |
2021-06-22 |
| 11036277 |
Methods and apparatus to dynamically throttle compute engines |
Avital Paz, Eran Nevet, Zigi Walter |
2021-06-15 |
| 10915453 |
Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures |
Zvika Greenfield, Julius Mandelblat, Asaf Rubinstein |
2021-02-09 |