Issued Patents 2019
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 10367481 | Digital logic circuit for deterring race violations at an array test control boundary using an inverted array clock signal feature | Harry Barowski, Werner Juchmes, Wolfgang Penth | 2019-07-30 |