{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2019", "item": "https://www.patentleaderboard.com/2019/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2019/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Nathan Jack", "item": "https://www.patentleaderboard.com/2019/inventor/fl:na_ln:jack-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
NJ

Nathan Jack — 2 Patents in 2019

IBM: 2 patents #3,235 of 11,143Top 30%
Forest Grove, OR: #6 of 32 inventorsTop 20%
Oregon: #1,073 of 4,620 inventorsTop 25%
Overall (2019): #136,387 of 560,194Top 25%
2 Patents 2019

Issued Patents 2019

Showing 1–2 of 2 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10359461 Integrated circuit protection during high-current ESD testing Shunhua T. Chang, James P. Di Sarro, Robert J. Gauthier, Jr., Souvick Mitra 2019-07-23 $2,519,000
10181463 Structure and method for dynamic biasing to improve ESD robustness of current mode logic (CML) drivers James P. Di Sarro, Robert J. Gauthier, Jr., Junjun Li, Souvick Mitra 2019-01-15 $10,773,000