| 10521236 |
Branch prediction based on coherence operations in processors |
Binh Pham, Patrick Lu, Jared W. Stark, IV |
2019-12-31 |
| 10496544 |
Aggregated write back in a direct mapped two level memory |
Zhe Wang, Zeshan A. Chishti |
2019-12-03 |
| 10482017 |
Processor, method, and system for cache partitioning and control for accurate performance monitoring and optimization |
Karl I. Taht, Ren Wang, James J. Greensky |
2019-11-19 |
| 10452551 |
Programmable memory prefetcher for prefetching multiple cache lines based on data in a prefetch engine control register |
Ganesh Venkatesh, Seth H. Pugsley, Deborah T. Marr |
2019-10-22 |
| 10261901 |
Method and apparatus for unneeded block prediction in a computing system having a last level cache and a multi-level system memory |
Zhe Wang, Zeshan A. Chishti, Seth H. Pugsley, Alaa R. Alameldeen, Shih-Lien Linus Lu |
2019-04-16 |
| 10229060 |
Instruction and logic for software hints to improve hardware prefetcher effectiveness |
Ren Wang, Namakkal N. Venkatesan, Patrick Lu |
2019-03-12 |
| 10210202 |
Recognition of free-form gestures from orientation tracking of a handheld or wearable device |
Nicolas G. Mitri, Mariette Awad |
2019-02-19 |