| 10503509 |
System and method for communication using a register management array circuit |
Eliezer Weissmann, Michael Mishaeli |
2019-12-10 |
| 10437315 |
System, apparatus and method for dynamically controlling error protection features of a processor |
Arkady Bramnik, Lev Makovsky |
2019-10-08 |
| 10365707 |
Instruction and logic for parallel multi-step power management flow |
Doron Rajwan, Tal Kuzi, Dean Mulla, Ariel Szapiro, Nir Tell |
2019-07-30 |
| 10345889 |
Forcing a processor into a low power state |
Eliezer Weissmann, Yoni Aizik, Doron Rajwan, Nir Rosenzweig, Efraim Rotem +11 more |
2019-07-09 |
| 10289188 |
Processor having concurrent core and fabric exit from a low power state |
Henrietta Bezbroz |
2019-05-14 |
| 10268255 |
Management of system current constraints with current limits for individual engines |
Nir Rosenzweig, Efraim Rotem, Ankush Varma |
2019-04-23 |
| 10198027 |
Providing reduced latency credit information in a processor |
Ariel Szapiro, Mark Gutman |
2019-02-05 |