| 10503640 |
Selective data retrieval based on access latency |
— |
2019-12-10 |
| 10452437 |
Temperature-aware task scheduling and proactive power management |
Abhinandan Majumdar, Brian J. Kocoloski, Leonardo Piga, Wei Huang |
2019-10-22 |
| 10389251 |
Setting operating points for circuits in an integrated circuit chip |
Wei-Ming Huang, Xudong An, Muhammad Shoaib Bin Altaf, Jieming Yin |
2019-08-20 |
| 10339067 |
Mechanism for reducing page migration overhead in memory systems |
Thiruvengadam Vijayaraghavan, Gabriel H. Loh |
2019-07-02 |
| 10310981 |
Method and apparatus for performing memory prefetching |
Nuwan Jayasena, Reena Panda, Onur Kayiran, Michael W. Boyer |
2019-06-04 |
| 10303602 |
Preemptive cache management policies for processing units |
Onur Kayiran, Gabriel H. Loh |
2019-05-28 |
| 10282295 |
Reducing cache footprint in cache coherence directory |
William L. Walker, Michael W. Boyer, Gabriel H. Loh |
2019-05-07 |
| 10198369 |
Dynamic memory remapping to reduce row-buffer conflicts |
Reena Panda, Nuwan Jayasena |
2019-02-05 |