VK

Vinod Kumar

CS Cadence Design Systems: 2 patents #20 of 223Top 9%
Overall (2018): #92,503 of 503,207Top 20%
2
Patents 2018

Issued Patents 2018

Patent #TitleCo-InventorsDate
10164524 Methods and devices for charge pump level translation in high-speed memory drivers Tara Vishin 2018-12-25
9997214 LevelShifter-less output buffer with hybrid driver for high speed and low supply memory applications Tara Vishin 2018-06-12