Issued Patents 2018
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 10042972 | Assigning nets to wiring planes using zero wire load and signal propagation timing for chip design | Bernd Kemmier, Jesse Peter Surprise, Stephen Szulewski | 2018-08-07 |