{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "Mill Computing", "item": "https://www.patentleaderboard.com/2017/company/mill-computing"}, {"@type": "ListItem", "position": 4, "name": "Roger Rawson Godard", "item": "https://www.patentleaderboard.com/2017/inventor/fl:ro_ln:godard-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
RG

Roger Rawson Godard — 7 Patents in 2017

MCMill Computing: 6 patents #1 of 7Top 15%
East Palo Alto, CA: #1 of 37 inventorsTop 3%
California: #2,124 of 60,394 inventorsTop 4%
Overall (2017): #14,011 of 506,227Top 3%
7 Patents 2017

Issued Patents 2017

Showing 1–7 of 7 patents

Patent #TitleCo-InventorsDate
9817669 Computer processor employing explicit operations that support execution of software pipelined loops and a compiler that utilizes such operations for scheduling software pipelined loops Arthur David Kahlich, David Arthur Yost 2017-11-14
9785441 Computer processor employing instructions with elided nop operations Arthur David Kahlich, David Arthur Yost 2017-10-10
9747238 Computer processor employing split crossbar circuit for operand routing and slot-based organization of functional units Arthur David Kahlich, Sebastien Paul Maurice Mirolo, David Arthur Yost 2017-08-29
9747218 CPU security mechanisms employing thread-specific protection domains Arthur David Kahlich, Jan Schukat 2017-08-29
9747216 Computer processor employing byte-addressable dedicated memory for operand storage Arthur David Kahlich, Sebastien Paul Maurice Mirolo, David Arthur Yost 2017-08-29
9690581 Computer processor with deferred operations Arthur David Kahlich, Nachum M. Kanovsky, David Arthur Yost, Sebastien Paul Maurice Mirolo 2017-06-27
9652230 Computer processor employing dedicated hardware mechanism controlling the initialization and invalidation of cache lines Arthur David Kahlich, Norman Hardy, Allen J. Baum 2017-05-16