{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2017", "item": "https://www.patentleaderboard.com/2017/"}, {"@type": "ListItem", "position": 3, "name": "AMD", "item": "https://www.patentleaderboard.com/2017/company/amd"}, {"@type": "ListItem", "position": 4, "name": "Peter Bailey", "item": "https://www.patentleaderboard.com/2017/inventor/fl:pe_ln:bailey-11"}]}

Home › 2017 › AMD › Peter Bailey

Peter Bailey — 1 Patent in 2017

AMD: 1 patents #420 of 714Top 60%

Tucson, AZ: #265 of 716 inventorsTop 40%

Arizona: #1,399 of 3,883 inventorsTop 40%

Overall (2017): #283,178 of 506,227Top 60%

1 Patents 2017

Issued Patents 2017

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9619290	Hardware and runtime coordinated load balancing for parallel applications	Indrani Paul, Manish Arora	2017-04-11	$14,156,000

Peter Bailey — 1 Patent in 2017

Issued Patents 2017

Patent Widget