{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "2016", "item": "https://www.patentleaderboard.com/2016/"}, {"@type": "ListItem", "position": 3, "name": "Intel", "item": "https://www.patentleaderboard.com/2016/company/intel"}, {"@type": "ListItem", "position": 4, "name": "Cory E. Weber", "item": "https://www.patentleaderboard.com/2016/inventor/fl:co_ln:weber-11"}]}

Home › 2016 › Intel › Cory E. Weber

Cory E. Weber — 1 Patent in 2016

Intel: 1 patents #2,105 of 5,207Top 45%

Hillsboro, OR: #158 of 387 inventorsTop 45%

Oregon: #1,647 of 4,070 inventorsTop 45%

Overall (2016): #432,027 of 481,213Top 90%

1 Patents 2016

Issued Patents 2016

Showing 1–1 of 1 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
9231076	Enhanced dislocation stress transistor	Mark Liu, Anand S. Murthy, Hemant Deshpande, Daniel B. Aubertine	2016-01-05	$11,513,000

Cory E. Weber — 1 Patent in 2016

Issued Patents 2016

Patent Widget