AD

Aneesha P. Deo

CS Cadence Design Systems: 1 patents #23 of 106Top 25%
📍 Endicott, NY: #31 of 69 inventorsTop 45%
🗺 New York: #2,888 of 9,035 inventorsTop 35%
Overall (2004): #261,689 of 270,089Top 100%
1
Patents 2004

Issued Patents 2004

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
6681350 Method and apparatus for testing memory cells for data retention faults R. Dean Adams, Kamran Zarrineh 2004-01-20