| 10587281 |
Radio frequency flash ADC circuits |
Anthony Eugene Zortea, Jatinder Chana |
2020-03-10 |
| 10326468 |
Digital-to-analog converter system and method |
John B. Groe |
2019-06-18 |
| 10141945 |
Radio frequency flash ADC circuits |
Anthony Eugene Zortea, Jatinder Chana |
2018-11-27 |
| 9906236 |
Digital-to-analog converter system and method |
John B. Groe |
2018-02-27 |
| 9847788 |
Radio frequency flash ADC circuits |
Anthony Eugene Zortea, Jatinder Chana |
2017-12-19 |
| 9413394 |
Digital to-analog converter system and method |
John B. Groe |
2016-08-09 |
| 9231600 |
Low-noise flexible frequency clock generation from two fixed-frequency references |
Hormoz Djahanshahi |
2016-01-05 |
| 9225508 |
Low-noise flexible frequency clock generation from two fixed-frequency references |
Hormoz Djahanshahi |
2015-12-29 |
| 9225507 |
System and method for synchronizing local oscillators |
Dragos Cartina |
2015-12-29 |
| 9215062 |
Low-noise flexible frequency clock generation from two fixed-frequency references |
Hormoz Djahanshahi, Mark Hiebert, Rod Zavari |
2015-12-15 |
| 9124287 |
Scrambler with built in test capabilities for unary DAC |
Stanley Ho |
2015-09-01 |
| 9112517 |
Low-noise flexible frequency clock generation from two fixed-frequency references |
Hormoz Djahanshahi, Mark Hiebert, Rod Zavari |
2015-08-18 |
| 9094033 |
Quantization noise-shaping device |
— |
2015-07-28 |
| 8773296 |
Interleaved digital to analog conversion |
Tomas Dusatko |
2014-07-08 |
| 8467436 |
DSP-based diagnostics for monitoring a SerDes link |
William D. Warner, Graeme B. Boyd |
2013-06-18 |
| 7985644 |
Methods for forming fully segmented salicide ballasting (FSSB) in the source and/or drain region |
Graeme B. Boyd, Xun Cheng |
2011-07-26 |
| 7986190 |
Jitter attenuation with a fractional-N clock synthesizer |
— |
2011-07-26 |
| 7646063 |
Compact CMOS ESD layout techniques with either fully segmented salicide ballasting (FSSB) in the source and/or drain regions |
Graeme B. Boyd, Xun Cheng |
2010-01-12 |
| 7501851 |
Configurable voltage mode transmitted architecture with common-mode adjustment and novel pre-emphasis |
Michael Ben Venditti |
2009-03-10 |
| 7288971 |
Systems and methods for actively-peaked current-mode logic |
John Plasterer, Matthew W. McAdam |
2007-10-30 |
| 7205820 |
Systems and methods for translation of signal levels across voltage domains |
Sally Yeung |
2007-04-17 |
| 7202706 |
Systems and methods for actively-peaked current-mode logic |
John Plasterer, Matthew W. McAdam |
2007-04-10 |
| 7023941 |
Joint equalization and timing acquisition for RZ signals |
Claudio Gustavo Rey, Jonathan Robert Gay, Ognjen Katic, Terence Ka Wing Lau, Jatinder Chana |
2006-04-04 |
| 6408032 |
Transmit baseline wander correction technique |
Anthony B. Candage |
2002-06-18 |
| 6054884 |
Process-insensitive controllable CMOS delay line |
— |
2000-04-25 |