Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Asymmetric topology to boost low load efficiency in multi-phase switch-mode power conversion

Asymmetric topology to boost low load efficiency in multi-phase switch-mode power conversion

US Patent RE46256 · Granted Dec 27, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Granular clock frequency division using dithering mechanism2024
Efficient calibration of circuits in tiled integrated circuits2023
Dynamic memory clock switching circuit and method for adjusting power consumptio2013
Dynamic table look-up based voltage regulator control2012
Dynamic table look-up based voltage regulator control2012
Asymmetric topology to boost low load efficiency in multi-phase switch-mode powe2011
Asymmetric topology to boost low load efficiency in multi-phase switch-mode powe2011
Asymmetric topology to boost low load efficiency in multi-phase switch-mode powe2011
Mid-bus connection to traces on a printed circuit board2011
Apparatus and method for reducing power consumption in a graphics processing dev2009
Adaptive temperature dependent feedback clock control system and method2008
Split-transaction bus decoder2008