Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for the generation of a scanning clock in an operational analysis device of the serial type for an integrated circuit

Circuit for the generation of a scanning clock in an operational analysis device of the serial type for an integrated circuit

US Patent RE36123 · Granted Mar 2, 1999

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for power regulation based on input power2019
Apparatuses and methods for power regulation based on input power2018
Apparatuses and methods for power regulation based on input power2017
Architecture for implementing an integrated capacitance2008
Voltage down-converter with reduced ripple2008
Integrated charge pump voltage booster2005
Variable stage charge pump2005
Generator circuit for voltage ramps and corresponding voltage generation method2003
Method and circuit for detecting a fault in a clock signal for microprocessor el2003
Sense amplifier for low voltage memories2002
CMOS technology voltage booster2002
Memory read amplifier circuit with high current level discrimination capacity2001