Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing retention mode of an SRAM array

Testing retention mode of an SRAM array

US Patent 9997255 · Granted Jun 12, 2018

Estimated economic value: $39,761,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with low power SRAM2018
Power gate for latch-up prevention2017
Automatic latch-up prevention in SRAM2016
Power gate for latch-up prevention2016
Initializing dummy bits of an SRAM tracking circuit2016
Testing signal development on a bit line in an SRAM2015
Channel hot carrier tolerant tracking circuit for signal development on a memory2015
Method and apparatus to compensate for hold violations2013
Random access cyclic prefix dimensioning in wireless networks2012
Low-power operation of static memory in a read-only mode2010