Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modeling the performance of a field effect transistor having a dynamically depleted channel region

Modeling the performance of a field effect transistor having a dynamically depleted channel region

US Patent 9996650 · Granted Jun 12, 2018

Estimated economic value: $1,886,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate tunnel current-triggered semiconductor controlled rectifier2025
Heat sink for face bonded semiconductor device2025
Semiconductor device integration with an amorphous region2025
Heterojunction bipolar transistor with amorphous semiconductor regions2025
Heterojunction bipolar transistors with terminals having a non-planar arrangemen2025
Semiconductor device including a body contact region and method of forming the s2025
Integrated circuit structure with resistive semiconductor material for back well2025
High voltage MOSFET device with improved breakdown voltage2024
Devices with staggered body contacts2023
Stacked field-effect transistors with a shielded output2023
Devices with staggered body contacts2022
Integrated circuit (IC) structure with body contact to well with multiple diode 2022