Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating gate memory cells in vertical memory

Floating gate memory cells in vertical memory

US Patent 9991273 · Granted Jun 5, 2018

Estimated economic value: $40,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Word line drivers for multiple-die memory devices2025
Microelectronic devices and memory devices2025
Apparatuses including insulative structures of stack structures having different2025
Temporary parity buffer allocation for zones in a parity group2025
Memory devices and related electronic systems2025
Memory arrays with vertical transistors and the formation thereof2025
Padding cached data with valid data for memory flush commands2025
Microelectronic devices, related electronic systems, and methods of forming micr2025