Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for implementing error correcting code regions in a memory

Systems and methods for implementing error correcting code regions in a memory

US Patent 9983930 · Granted May 29, 2018

Estimated economic value: $8,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Domain isolation in an automotive automated driving system2025
Security subsystem for execution verification2025
Dynamically re-configurable in-field self-test capability for automotive systems2025
Thermal management system for battery pack and thermal management system for ele2024
Dynamic prioritization of system-on-chip interconnect traffic using information 2024
Integrated circuit chip with cores asymmetrically oriented with respect to each 2023
Package on package memory interface and configuration with error code correction2023
Dynamically re-configurable in-field self-test capability for automotive systems2023
Methods and apparatus for in-memory device access control2023
Protected data streaming between memories2023
Partial refresh technique to save memory refresh power2023
Methods and apparatus for data content integrity2023