Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable duty-cycle low jitter differential clock buffer

Programmable duty-cycle low jitter differential clock buffer

US Patent 9979382 · Granted May 22, 2018

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge-injection SAR ADC for correcting full scale PVT variation2025
RF transmitter and method for emitting RF output signal2025
Single-end input configurable differential SAR analog-to-digital converter2025
Apparatus and method of reference-free SAR analog-to-digital conversion2025
Probe assembly, system and method for testing rf device of phased array antenna2024
Apparatus and method of enhancing linearity and expanding output amplitude for c2023
Method of data conversion for computing-in-memory2023
Signal converting apparatus and related method2022
Signal distribution system, and related phased array radar system2022
Signal divider, signal distribution system, and method thereof2022
SAR ADC using value shifted capacitive DAC for improved reference settling and h2022
Signal converting apparatus2021