Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handling repaired memory array elements in a memory of a computer system

Handling repaired memory array elements in a memory of a computer system

US Patent 9965346 · Granted May 8, 2018

Estimated economic value: $5,367,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic profiling of storage class memory (SCM) based on monitored SCM utilizati2024
System wide memory technology over-provisioning2024
Prefetch of random data using application tags2023
Real-time error debugging2023
Low latency availability in degraded redundant array of independent memory2023
Hybrid memory mirroring using storage class memory2023
Data flow management in a heterogeneous memory device using a thermal profile2023
Data flow management in a heterogeneous memory device using a thermal profile2023
Refresh-hiding memory system staggered refresh2022
System parameter trace and test coverage optimization in a computer system2022
Low latency availability in degraded redundant array of independent memory2021
Using spare bits in memory systems2021