Assignee
Inventors
- Yi-Ping Hsieh (39 patents)
- Hung-Chieh Lin (25 patents)
- Chao-Lung Kuo (10 patents)
- Jin-Zhong Huang (14 patents)
- Po-Hsin Tseng (4 patents)
{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Power supply system with plural parallel modules and loop current limiting", "item": "https://www.patentleaderboard.com/patent/9960699"}]}
Skip to contentUS Patent 9960699 · Granted May 1, 2018