Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Measuring individual layer thickness during multi-layer deposition semiconductor processing

Measuring individual layer thickness during multi-layer deposition semiconductor processing

US Patent 9953887 · Granted Apr 24, 2018

Estimated economic value: $28,101,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanical suppression of parasitic plasma in substrate processing chamber2025
Combiner and distributor for adjusting impedances or power across multiple plasm2024
Mechanical suppression of parasitic plasma in substrate processing chamber2024
Control of wafer bow in multiple stations2023
Suppression of parasitic deposition in a substrate processing system by suppress2023
Mechanical suppression of parasitic plasma in substrate processing chamber2023
Systems and methods for controlling plasma instability in semiconductor fabricat2022
Combiner and distributor for adjusting impedances or power across multiple plasm2022
Control of wafer bow in multiple stations2021
Systems and methods for suppressing parasitic plasma and reducing within-wafer n2021
Suppression of parasitic deposition in a substrate processing system by suppress2021
Systems and methods for determining film thickness using DC self-bias voltage2020