Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel scheduling of write commands to multiple memory devices

Parallel scheduling of write commands to multiple memory devices

US Patent 9952779 · Granted Apr 24, 2018

Estimated economic value: $65,456,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerator circuit for mathematical operations with immediate values table2023
Critical agent identification to modify bandwidth allocation in a virtual channe2022
Memory fetch granule2022
Recovering from failure in programming a nonvolatile memory2020
Memory block usage based on block location relative to array edge2019
Programming schemes for avoidance or recovery from cross-temperature read failur2018
Power saving feature for storage subsystems2018
Efficient enforcement of command execution order in solid state drives2018
Memory block usage based on block location relative to array edge2018
Data recovery in memory having multiple failure modes2018
Adaptation of high-order read thresholds2017
Protection and recovery from sudden power failure in non-volatile memory devices2017