Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for latching data including AND-NOR or OR-NAND gate and feedback paths

Apparatus and method for latching data including AND-NOR or OR-NAND gate and feedback paths

US Patent 9941881 · Granted Apr 10, 2018

Estimated economic value: $10,306,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo-differential de-glitch sense amplifier2025
Method of pseudo-triple-port SRAM datapaths2024
Memory circuit architecture2024
SRAM with scan mode2023
Memory with single-ended sensing using reset-set latch2023
Pseudo-dual-port SRAM with burst-mode address comparator2023
Pseudo-triple-port SRAM datapaths2023
Memory circuit architecture2023
SRAM with burst mode operation2022
Burst-mode memory with column multiplexer2022
SRAM with robust charge-transfer sense amplification2022
Pseudo-triple-port SRAM2022