Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Zero-offset sampling for clock duty cycle correction

Zero-offset sampling for clock duty cycle correction

US Patent 9941871 · Granted Apr 10, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual signal protocol input/output (I/O) buffer circuit2019
Integrated circuit with an increased signal bandwidth input/output (I/O) circuit2018
Aging-resistant signal path circuitry2018
Transmitter driver circuits and methods2018
High-voltage tolerant input voltage buffer circuit2017
Voltage level shift with charge pump assist2016
Techniques for capturing signals at output pins in a programmable logic integrat2008