Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods to reduce parasitic capacitance

Systems and methods to reduce parasitic capacitance

US Patent 9941156 · Granted Apr 10, 2018

Estimated economic value: $10,306,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM structures2025
Method for the production of a colored polyoxymethylene copolymer2025
Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo2025
Multi-gate device and related methods2025
Device and method of fabricating multigate devices having different channel conf2025
Transistor cell with self-aligned gate contact2025
Wafer reconstitution and die-stitching2025
Structure and method for sealing a silicon IC2025
Semiconductor structure and method for forming the same2025
Guiding an unmanned aerial vehicle using multi-point guidance2025
Integrated circuit (IC) packages employing a capacitor-embedded, redistribution 2025
Multi-tier IC package including processor and high bandwidth memory2024