Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology to avoid gate stress for low voltage devices in FDSOI technology

Methodology to avoid gate stress for low voltage devices in FDSOI technology

US Patent 9929728 · Granted Mar 27, 2018

Estimated economic value: $11,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-voltage IO drivers2024
Configurator for multiple user emergency response drones2024
Transport block size determination for retransmission2023
Guided safety analysis for cyber physical systems2023
Low current, wide range input common mode LVDS receiver devices and methods2022
Loop independent differential hysteresis receiver2021
System and method for predicting fatigue strength of alloys2020
Dual gate FD-SOI transistor2018
Methodology to avoid gate stress for low voltage devices in FDSOI technology2016
Wide range core supply compatible level shifter circuit2015