Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for functional verification and power analysis of clock-gated integrated circuits

Method and system for functional verification and power analysis of clock-gated integrated circuits

US Patent 9928323 · Granted Mar 27, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for identifying analytes in assay using normalized Tm values2025
System and method to visualize user sessions2017
Method and system for functional verification and power analysis of clock-gated 2017
Method and system for partitioning a verification testbench2016
Method and system for analyzing data related to an event2013