Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for reduced jitter in digital isolators

Techniques for reduced jitter in digital isolators

US Patent 9923643 · Granted Mar 20, 2018

Estimated economic value: $7,781,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable receiver front end module having configurable detection capabilitie2025
Interrupt driven reconfiguration of configurable receiver front end module2025
Providing a single filter for transmit and receive modes2025
Process and mismatch insensitive temperature sensor2024
Charge measurement calibration in a system using a pulse frequency modulated DC-2024
Charge measurement calibration in a system using a pulse frequency modulated DC-2024
Initialization of configurable receiver front end module into a selected mode2024
Methods and apparatus to reduce inrush current in Universal Serial Bus circuits 2023
Apparatus for improving the effective performance of a power source and associat2023
High voltage gate driver current source2023
Physically unclonable function with precharge through bit lines2022
Methods and apparatus to dynamically limit current2022