Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional memory device containing separately formed drain select transistors and method of making thereof

Three-dimensional memory device containing separately formed drain select transistors and method of making thereof

US Patent 9922987 · Granted Mar 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional memory device including laterally separated source lines and m2025
Non-volatile memory with inter-die connection2025
Stacked column floorplan for NAND2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional memory device with high contact via density and methods of for2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Field effect transistors with gate fins and method of making the same2025
Low power read method and a memory device capable thereof2025
Low power read method and a memory device capable thereof2025
Bonded semiconductor die assembly containing through-stack via structures and me2025