Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IC layout adjustment method and tool for improving dielectric reliability at interconnects

IC layout adjustment method and tool for improving dielectric reliability at interconnects

US Patent 9922161 · Granted Mar 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing glitch power in digital circuits2021
Multi-die IC layout methods with awareness of mix and match die integration2020
Accuracy configurable adders and methods2016
Gate-length biasing for digital circuit optimization2015
Data-retained power-gating circuit and devices including the same2015
Standard cells having transistors annotated for gate-length biasing2015
Standard cells having transistors annotated for gate-length biasing2015
Standard cells having transistors annotated for gate-length biasing2014
Standard cells having transistors annotated for gate-length biasing2014
Layout decomposition for double patterning lithography2014
Standard cells having transistors annotated for gate-length biasing2014
Standard cells having transistors annotated for gate-length biasing2013