Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer implemented system and method for reducing failure in time soft errors of a circuit design

Computer implemented system and method for reducing failure in time soft errors of a circuit design

US Patent 9922152 · Granted Mar 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Video reconstruction from videos with ultra-low frame-per-second2025
Circular buffer for input and output of tensor computations2025
Batch matrix multiplication operations in a machine learning accelerator2025
Distributed synchronization scheme2024
Flexible compute array utilization in a tensor processor2024
Flexible compute array utilization in a tensor processor2024
Systems and methods for reading and writing sparse data in a neural network acce2024
Spatial tiling of compute arrays with shared control2024
Tensor data distribution using grid direct-memory access (DMA) controller2023
Architecture for virtual instructions2023
Systems and methods for distributing a neural network across multiple computing 2023
Systems and methods for distributing a neural network across multiple computing 2023