Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of silicon area for ethernet PFC protocol implementation in queue based network processors

Reduction of silicon area for ethernet PFC protocol implementation in queue based network processors

US Patent 9912604 · Granted Mar 6, 2018

Estimated economic value: $9,387,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packet processing architecture and method therefor2020
Systems and methods for resource leakage recovery in processor hardware engines2019
Hash-based packet classification with multiple algorithms at a network processor2019
Timer rings having different time unit granularities2018
Device and method for arbitrating between direct memory access task requests2013
Device and method for controlling an execution of a DMA task2011
Device and method for controlling multiple DMA tasks2011