Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Serdes interface architecture for multi-processor systems

Serdes interface architecture for multi-processor systems

US Patent 9910818 · Granted Mar 6, 2018

Estimated economic value: $5,129,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable and scalable hardware management architecture2020
Reconfigurable and scalable hardware management architecture2019
Display screen with graphical user interface2016
Integrated circuit with pin for setting digital address2014
Clock delay and skew control systems and methods2012
Channel-to-channel deskew systems and methods2012
Clock distribution chip2012
Clock distribution chip2012
Oscillator tuning for phase-locked loop circuit2011
Clock systems and methods2010
Clock distribution chip for generating both zero-delay and non-zero-delay clock 2010
Clock systems and methods2008