Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout of interconnect lines in integrated circuits

Layout of interconnect lines in integrated circuits

US Patent 9898571 · Granted Feb 20, 2018

Estimated economic value: $3,618,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Laser-induced incandescent particle sensor comprising a confocal arrangement of 2022
Integrated circuit including logic circuitry2022
Integrated circuit with vertical structures on nodes of a grid2021
Microelectronic device with a memory element utilizing stacked vertical devices2021
Buried conductive layer supplying digital circuits2020
Microelectronic device utilizing stacked vertical devices2020
Projection device for data eyeglasses, data eyeglasses, and method for operating2020
Field-effect transistor placement optimization for improved leaf cell routabilit2020
Field-effect transistor placement optimization for improved leaf cell routabilit2020
Field-effect transistor placement optimization for improved leaf cell routabilit2020
Field-effect transistor placement optimization for improved leaf cell routabilit2019
Field-effect transistor placement optimization for improved leaf cell routabilit2019