Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with dynamic core-transfer latency

Memory controller with dynamic core-transfer latency

US Patent 9892771 · Granted Feb 13, 2018

Estimated economic value: $1,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller operable in data loop-back mode2025
Maintenance operations in a DRAM2025
Signal receiver with skew-tolerant strobe gating2024
Memory controller with looped-back calibration data receiver2024
Integrated transmitter slew rate calibration2024
Maintenance operations in a DRAM2024
Signal receiver with skew-tolerant strobe gating2023
Low-power multi-domain synchronizer2023
Low-power multi-domain synchronizer2023
Adaptive equalization using correlation of data patterns with errors2023
Memory IC with data loopback2023
Maintenance operations in a DRAM2022