Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing power consumption of volatile memory via use of non-volatile memory

Reducing power consumption of volatile memory via use of non-volatile memory

US Patent 9891694 · Granted Feb 13, 2018

Estimated economic value: $13,755,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to optimize a guard band of a hardware resource2024
Multimedia compressed frame aware cache replacement policy2024
Dynamic prioritization of system-on-chip interconnect traffic using information 2024
Integrated circuits (IC) employing subsystem shared cache memory for facilitatin2023
Bypassing cache memory in a write transaction in a system with multi-level memor2021
Read-with-invalidate modified data in a cache line in a cache memory2020
Method and apparatus for establishing system-on-chip (SOC) security through memo2019
Processor power management responsive to a sequence of an instruction stream2017
Methods and apparatuses for memory power reduction2017
Dynamic sleep mode based upon battery charge2016
Managing electrical current in a portable computing device when two or more comm2015
System and method for dynamic memory power management2015